Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide

ID 683063
Date 1/11/2022
Document Table of Contents

5.5.1. Test Procedure

Follow these steps to test the design examples in hardware:

  1. Run the following command in the system console to start the test.

    TEST_EXT_LB <channel> <speed> <burst_size>

    Example: TEST_EXT_LB 0 2.5G 1000000000

    Table 22.  Command Parameters
    Parameter Valid Values Description
    channel 0, 1 The channel number to test.
    speed 1G, 2.5G The PHY speed.
    burst_size An integer value The number of packets to generate for the test.
  2. When the test is completed, observe the output displayed. The following diagrams show excerpts of the output, which shows that the Ethernet packet monitor block receives the same number of packets generated without error, and the TX and RX statistics counters.
    Figure 45. Sample Test Output—Ethernet Packet Monitor
    Figure 46. Sample Test Output—Statistics Counters

Did you find the information on this page useful?

Characters remaining:

Feedback Message