Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide

ID 683063
Date 1/11/2022
Public
Document Table of Contents

5. 1G/2.5G Ethernet Design Example for Intel® Arria® 10 Devices

The 1G/2.5G Ethernet design example demonstrates the functionalities of the LL 10GbE MAC Intel® FPGA IP core operating at 1G and 2.5G.

Generate the design example from the Example Design tab of the LL 10GbE Intel® FPGA IP parameter editor. You can choose to generate the design with or without the IEEE 1588v2 feature.

Did you find the information on this page useful?

Characters remaining:

Feedback Message