Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide

ID 683063
Date 1/11/2022
Public
Document Table of Contents

6.6. Interface Signals

Figure 56. Interface Signals of the 1G/2.5G/10G Ethernet Design Example