Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide

ID 683063
Date 1/11/2022
Document Table of Contents

5.5. Hardware Testing

Follow the procedure at the provided link to test the design example in the selected hardware.
In the Clock Control application, which is part of the development kit, set the following frequencies:
  • Y5—644.53125 MHz
  • Y6—125 MHz

Did you find the information on this page useful?

Characters remaining:

Feedback Message