Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide

ID 683063
Date 1/11/2022
Document Table of Contents

3.3. Functional Description

The design example consists of various components. The following block diagrams show the design components and the top-level signals of the design example.

Figure 17. Block Diagram—1G/10G Ethernet Design Example with IEEE 1588v2 Feature
Figure 18. Block Diagram—1G/10G Ethernet Design Example without IEEE 1588v2 Feature

Did you find the information on this page useful?

Characters remaining:

Feedback Message