Low Latency Ethernet 10G MAC Intel® Arria® 10 FPGA IP Design Example User Guide

ID 683063
Date 1/11/2022
Document Table of Contents

8.4. PHY Interface Signals

Table 33.  PHY Interface Signals
Signal Direction Description
rx_serial_data In RX serial input data
tx_serial_data Out TX serial output data

Did you find the information on this page useful?

Characters remaining:

Feedback Message