Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 9/30/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter Intel® FPGA IP 8. 3D LUT Intel® FPGA IP 9. AXI-Stream Broadcaster Intel® FPGA IP 10. Chroma Key Intel® FPGA IP 11. Chroma Resampler Intel® FPGA IP 12. Clipper Intel® FPGA IP 13. Clocked Video Input Intel® FPGA IP 14. Clocked Video to Full-Raster Converter Intel® FPGA IP 15. Clocked Video Output Intel® FPGA IP 16. Color Space Converter Intel® FPGA IP 17. Deinterlacer Intel® FPGA IP 18. FIR Filter Intel® FPGA IP 19. Frame Cleaner Intel® FPGA IP 20. Full-Raster to Clocked Video Converter Intel® FPGA IP 21. Full-Raster to Streaming Converter Intel® FPGA IP 22. Generic Crosspoint Intel® FPGA IP 23. Genlock Signal Router Intel® FPGA IP 24. Guard Bands Intel® FPGA IP 25. Interlacer Intel® FPGA IP 26. Mixer Intel® FPGA IP 27. Pixels in Parallel Converter Intel® FPGA IP 28. Scaler Intel® FPGA IP 29. Stream Cleaner Intel® FPGA IP 30. Switch Intel® FPGA IP 31. Tone Mapping Operator Intel® FPGA IP 32. Test Pattern Generator Intel® FPGA IP 33. Video Frame Buffer Intel® FPGA IP 34. Video Streaming FIFO Intel® FPGA IP 35. Video Timing Generator Intel® FPGA IP 36. Warp Intel® FPGA IP 37. Design Security 38. Document Revision History for Video and Vision Processing Suite User Guide

25.2. Interlacer IP Parameters

The IP offers compile-time parameters.
Parameter Values Description
Video data format
Lite mode On or off Turn on for the lite variant of the Intel FPGA Streaming Video protocol
Bits per color sample 8 to 16 Select the number of bits per color sample
Number of color planes 1 to 4 Select the number of color planes per pixel
Number of pixels in parallel 1 to 8 Select the number of pixels in parallel at the input and output interfaces
Interlace settings
Send F1 first On or off Turn on to begin output with an F1 field after any reset to the interlace sequence. If you turn on Memory mapped control interface, you set this behavior via the register map and the parameter is not used.
Override of interlace sequence from image information packet On or off Turn on to allow override of the default interlace sequence if the interlace nibble in the image information packet indicates that the incoming frame was created by deinterlacing original interlaced content (full protocol variant only). If you select Memory mapped control interface, you set this behavior via the register map and the IP does not use this parameter.
Control settings
Memory mapped control interface On or off Turn on for the Avalon memory-mapped control agent interface and to allow run-time configuration via the register map. The Avalon memory-mapped control agent interface is mandatory in lite mode
General
Pipeline ready signals On or off Turn on to add extra pipeline registers to the AXI4-S Tready signals
Debug features On or off Turn on for readback of frame info registers (full variants only) and writeable registers via the control agent interface
Separate clock for control interface On or off Turn on to add a separate clock for the control agent interface