Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 9/30/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter Intel® FPGA IP 8. 3D LUT Intel® FPGA IP 9. AXI-Stream Broadcaster Intel® FPGA IP 10. Chroma Key Intel® FPGA IP 11. Chroma Resampler Intel® FPGA IP 12. Clipper Intel® FPGA IP 13. Clocked Video Input Intel® FPGA IP 14. Clocked Video to Full-Raster Converter Intel® FPGA IP 15. Clocked Video Output Intel® FPGA IP 16. Color Space Converter Intel® FPGA IP 17. Deinterlacer Intel® FPGA IP 18. FIR Filter Intel® FPGA IP 19. Frame Cleaner Intel® FPGA IP 20. Full-Raster to Clocked Video Converter Intel® FPGA IP 21. Full-Raster to Streaming Converter Intel® FPGA IP 22. Generic Crosspoint Intel® FPGA IP 23. Genlock Signal Router Intel® FPGA IP 24. Guard Bands Intel® FPGA IP 25. Interlacer Intel® FPGA IP 26. Mixer Intel® FPGA IP 27. Pixels in Parallel Converter Intel® FPGA IP 28. Scaler Intel® FPGA IP 29. Stream Cleaner Intel® FPGA IP 30. Switch Intel® FPGA IP 31. Tone Mapping Operator Intel® FPGA IP 32. Test Pattern Generator Intel® FPGA IP 33. Video Frame Buffer Intel® FPGA IP 34. Video Streaming FIFO Intel® FPGA IP 35. Video Timing Generator Intel® FPGA IP 36. Warp Intel® FPGA IP 37. Design Security 38. Document Revision History for Video and Vision Processing Suite User Guide

24.1. About the Guard Bands IP

The IP compares each color plane in the input video to upper and lower guard band values. If the value in any color plane exceeds the upper guard band, the IP replaces the value with the upper guard band. Similarly, if the value in any color plane falls below the lower guard band, the IP replaces the value with the lower guard band.

You can specify different guard band values for each color plane. You can alter these values at run-time through the Avalon memory-mapped interface. Otherwise, the guard band values are fixed at compile-time.

The input can be unsigned data or signed 2’s complement data for which the IP converts the data to an unsigned format (by adding half the maximum range) before applying guard bands. The guard bands are specified as unsigned values.

The IP can drive the output data as signed data but, as with signed input data, the IP applies guard bands on the unsigned data before it converts it to signed output. The IP converts the output data to a signed format by subtracting half the maximum range after applying guard bands.

You cannot select both signed input and signed output data. The IP prepares data for other video and vision processing IPs, which primarily operate on unsigned data. You can place this IP before and after another video and vision IP, configuring the first for signed input and the second to use signed output data.