L- and H-tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCI Express* User Guide

ID 683111
Date 3/07/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.10.13. ATS Capability Register and ATS Control Register

Table 86.  ATS Capability Register and ATS Control Register - 0x288 The lower 16 bits are the ATS Capability Register and the upper 16 bits are the ATS Control Register

Bits

Register Description

Default Value

Access

[15]

Enable bit. When set, the Function can cache translations.

0

RW

[14:5] Reserved. 0

RO

[4:0] Smallest Translation Unit (STU): This value specifies the minimum number of 4096-byte blocks specified in a Translation Completion or Invalidate Request. This is a power of 2 multiplier. The number of blocks is 2STU. A value of 0 indicates one block and a value of 0x1F indicates 231 blocks, or 8 terabyte (TB) total. 0

RW

[15:6] Reserved. 0 RO
[5] Page Aligned Request: If set, indicates the untranslated address is always aligned to a 4096-byte boundary. This bit is hardwired to 1. 1 RO
[4:0] Invalidate Queue Depth: The number of Invalidate Requests that the Function can accept before throttling the upstream connection. If 0, the Function can accept 32 Invalidate Requests. Set in Platform Designer RO