L- and H-tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCI Express* User Guide

ID 683111
Date 3/07/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents User Configurable Device and Board ID

Table 60.  User Configurable Device and Board ID - 0xB9C


Register Description

Default Value



Allows you to specify ID of the .sof file to be loaded.

From configuration bits RO