L- and H-tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCI Express* User Guide

ID 683111
Date 3/07/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Intel Defined Vendor Specific Header

Table 57.   Intel defined Vendor Specific Header - 0xB84


Register Description

Default Value


[31:20] VSEC Length. Total length of this structure in bytes. 0x5C RO


VSEC. User configurable VSEC revision. Not available



VSEC ID. User configurable VSEC ID. You should change this ID to your Vendor ID. 0x1172