L- and H-tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCI Express* User Guide

ID 683111
Date 3/07/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.10.1. ARI Enhanced Capability Header

Table 67.  ARI Enhanced Capability ID - 0x178

Bits

Register Description

Default Value

Default Value

Access

[15:0]

PCI Express Extended Capability ID for ARI.

0x000E

RO

[19:16]

Capability Version.

0x1

RO

[31:20]

  • If the number of VFs attached to this PFs is non-zero, this pointer points to the SR-IOV Capability, 0x200). Otherwise, its value is configured as follows:
    • PF0 with maximum link speed of 8.0 GT/s: Next Capability = Secondary PCIe, 0x280.
    • PF0 with maximum link speed of 2.5 or 5.0 GT/s and TPH Requester Capability: Next Capability = TPH Requester, 0x300.
    • PF0 with maximum link speed of 2.5 or 5.0 GT/s, with ATS Capability and no TPH Requester Capability : Next Capability = ATS, 0x3C0.
    • PFs 1–3 with TPH Requester Capability: Next Capability = TPH Requester, 0x300.
    • PFs 1–3 with ATS Capability: Next Capability = ATS, 0x3C0.
    • All other cases: Next Capability = 0.

See description

RO

Table 68.  ARI Enhanced Capability Header and Control Register - 0x17C

Bits

Register Description

Default Value

Access

[0]

Specifies support for arbitration at the Function group level. Not implemented.

0

RO

[7:1] Reserved.

0

RO

[15:8]

ARI Next Function Pointer. Pointer to the next PF.

1

RO

[31:16]

Reserved.

0

RO