L- and H-tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCI Express* User Guide

ID 683111
Date 3/07/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents JTAG Silicon ID

This read only register returns the JTAG Silicon ID. The Intel Programming software uses this JTAG ID to make ensure that it is programming the SRAM Object File (*.sof) .
Table 59.  JTAG Silicon ID - 0xB8C-0xB98


Register Description

Default Value



[31:0] JTAG Silicon ID DW3 Unique ID RO
[31:0] JTAG Silicon ID DW2 Unique ID



JTAG Silicon ID DW1 Unique ID


[31:0] JTAG Silicon ID DW0 Unique ID RO
4 Because the Silicon ID is a unique value, it does not have a global default value.