L- and H-tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCI Express* User Guide

ID 683111
Date 3/07/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

8.1.4.2. Intel Marker

Table 58.   Intel Marker - 0xB88

Bits

Register Description

Default Value

Access

[31:0]

Intel Marker - An additional marker for standard Intel programming software to be able to verify that this is the right structure.

0x41721172 RO