L- and H-tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCI Express* User Guide

ID 683111
Date 3/07/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: lbl1465598424974

Ixiasoft

Document Table of Contents

6.1.19. Serial Data Interface

The IP core supports 1, 2, 4, 8, or 16 lanes.
Table 48.  Serial Data Interface

Signal

Direction

Description

tx_out[<n-1>:0]

Output

Transmit serial data output.
rx_in[<n-1>:0]

Input

Receive serial data input.