Nios® V Embedded Processor Design Handbook

ID 726952
Date 5/13/2024
Document Table of Contents

2.2.3. Constraining the Intel FPGA Design

A proper Intel FPGA system design includes design constraints to ensure the design meets timing closure and other logic constraint requirements. You must constrain your Intel FPGA design to meet these requirements explicitly using tools provided in the Quartus® Prime software or third-party EDA providers. The Quartus® Prime software uses the constraint settings that you provide during the compilation phase to get the optimum placement results.