Nios® V Embedded Processor Design Handbook

ID 726952
Date 5/13/2024
Document Table of Contents

2.2. Integrating Platform Designer System into the Quartus® Prime Project

After generating the Nios® V system design in Platform Designer, perform the following tasks to integrate the Nios® V system module into the Quartus® Prime FPGA design project.

  • Instantiate the Nios® V system module in the Quartus® Prime project
  • Connect signals from Nios® V system module to other signals in the FPGA logic
  • Assign physical pins location
  • Constrain the FPGA design