Nios II Classic Processor Reference Guide

ID 683620
Date 10/28/2016
Document Table of Contents The ienable Register

The ienable register controls the handling of internal hardware interrupts. Each bit of the ienable register corresponds to one of the interrupt inputs, irq0 through irq31. A value of one in bit n means that the corresponding irqn interrupt is enabled; a bit value of zero means that the corresponding interrupt is disabled. Refer to the Exception Processing section for more information.
Note: When the internal interrupt controller is not implemented, the value of the ienable register is always 0.