Nios II Classic Processor Reference Guide

ID 683620
Date 10/28/2016
Document Table of Contents Interrupt Latency

The interrupt controller can mask individual interrupts. Each interrupt can have a different maximum masked time. The worst-case interrupt latency for interrupt i is determined by that interrupt’s maximum masked time, or by the maximum disabled time, whichever is greater.