Intel® Stratix® 10 Hard Processor System Component Reference Manual

ID 683516
Date 12/14/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

2.5. I/O Delays

The I/O Delays tab is the fourth of five tabs in the HPS component that allows you to add an optional delay chain to the input or output of any of the 48 HPS dedicated I/O pins. Each dropdown allows you to select between the following options for the corresponding I/O pin:
  • Zero_chain_dly—input or output signal bypasses the delay chain
  • Chain_dly—input or output signal goes through the minimum delay chain path
  • One_chain_dly to fifteen_chain_dly—input or output signal goes through between one to fifteen chain delays, in addition to the minimum delay chain path

For more information about the delay timings, refer to the Intel® Stratix® 10 Device Datasheet.