Intel® Stratix® 10 Hard Processor System Component Reference Manual

ID 683516
Date 12/14/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback External Clock Source

The EOSC clock frequency field is used to specify the frequency of the input clock to the hps_osc_clk pin that drives the main HPS PLL.

For more information about the requirements for this clock, refer to the Intel Stratix 10 Device Datasheet.