Intel® Stratix® 10 Hard Processor System Component Reference Manual

ID 683516
Date 8/05/2021
Public
Document Table of Contents

2.2.1.6. Enable DDR ARM Trace Bus (ATB)

Turning on the Enable DDR ARM Trace Bus option enables the ddr_atb_clock clock input and ddr_atb_reset reset input interfaces.

Did you find the information on this page useful?

Characters remaining:

Feedback Message