Intel® Stratix® 10 Hard Processor System Component Reference Manual

ID 683516
Date 8/05/2021
Public
Document Table of Contents

3.5. Lightweight HPS-to-FPGA AXI* Master Interface

The lightweight HPS‑to‑FPGA AXI* master interface, h2f_lw_axi_master, is connected to a Mentor Graphics AXI* master BFM for simulation with an instance name of h2f_lw_axi_master_inst. Platform Designer configures the BFM as shown in the following table. The BFM clock input is connected to h2f_lw_axi_clock clock.

Table 22.  Configuration of Lightweight HPS-to-FPGA AXI* Master BFM

Parameter

Value

AXI* Address Width

20 - 21

AXI* Read and Write Data Width

32

AXI* ID Width

4

You control and monitor the AXI* master BFM by using the BFM API.

Did you find the information on this page useful?

Characters remaining:

Feedback Message