Intel® Stratix® 10 Hard Processor System Component Reference Manual

ID 683516
Date 12/14/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

3.1. Simulation Flows

Intel® provides a functional register transfer level (RTL) simulation and a post–fitter gate–level simulation flow. Both simulation flows involve the following major steps, which is defined in the following sections:

  1. Setting up the HPS component for simulation.
  2. Generating the HPS simulation model in Platform Designer.
  3. Running the simulation.