Agilex™ 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series

Download PDF
ID 683301
Date 12/06/2024
Public
Document Table of Contents
Document Table of Contents x
Agilex™ 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series
Agilex™ 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series x
Electrical Characteristics Switching Characteristics Configuration Specifications I/O Timing Programmable IOE Delay Glossary Document Revision History for the Agilex 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series
Electrical Characteristics x
Operating Conditions
Operating Conditions x
Absolute Maximum Ratings Maximum Allowed Overshoot and Undershoot Voltage Recommended Operating Conditions DC Characteristics I/O Standard Specifications
Recommended Operating Conditions x
Recommended Operating Conditions E-Tile Transceiver Power Supply Recommended Operating Conditions P-Tile Transceiver Power Supply Recommended Operating Conditions R-Tile Transceiver Power Supply Recommended Operating Conditions F-Tile Transceiver Power Supply Recommended Operating Conditions HPS Power Supply Recommended Operating Conditions
DC Characteristics x
Supply Current and Power Consumption I/O Pin Leakage Current Bus Hold Specifications OCT Calibration Accuracy Specifications OCT Without Calibration Resistance Tolerance Specifications Pin Capacitance Internal Weak Pull-Up Resistor Hysteresis Specifications for Schmitt Trigger Input
I/O Standard Specifications x
Single-Ended I/O Standards Specifications Single-Ended SSTL, HSTL, HSUL, and POD I/O Reference Voltage Specifications Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications Differential SSTL, HSTL, and HSUL I/O Standards Specifications Differential POD I/O Standards Specifications Differential I/O Standards Specifications
Switching Characteristics x
Core Performance Specifications Periphery Performance Specifications E-Tile Transceiver Performance Specifications P-Tile Transceiver Performance Specifications R-Tile Transceiver Performance Specifications F-Tile Transceiver Performance Specifications HPS Performance Specifications
Core Performance Specifications x
Clock Tree Specifications I/O PLL Specifications DSP Block Specifications Memory Block Specifications Local Temperature Sensor Specifications Remote Temperature Diode Specifications Voltage Sensor Specifications
Periphery Performance Specifications x
LVDS SERDES Specifications DPA Lock Time Specifications LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications Memory Standards Supported DLL Range Specifications Memory Output Clock Jitter Specifications
E-Tile Transceiver Performance Specifications x
E-Tile Transceiver Performance E-Tile Transceiver Reference Clock Specifications E-Tile Transmitter Specifications E-Tile Receiver Specifications
P-Tile Transceiver Performance Specifications x
P-Tile Transceiver Performance P-Tile Transceiver Reference Clock Specifications P-Tile Transmitter Specifications P-Tile Receiver Specifications
R-Tile Transceiver Performance Specifications x
R-Tile Transceiver Performance R-Tile Transceiver Reference Clock Specifications R-Tile Transmitter Specifications R-Tile Receiver Specifications
F-Tile Transceiver Performance Specifications x
F-Tile Transceiver Performance F-Tile Transceiver Reference Clock Specifications F-Tile Transmitter Specifications F-Tile Receiver Specifications F-Tile Electrical Compliance
HPS Performance Specifications x
HPS Clock Performance HPS Internal Oscillator Frequency HPS PLL Specifications HPS Cold Reset HPS SPI Timing Characteristics HPS SD/MMC Timing Characteristics HPS USB UPLI Timing Characteristics HPS Ethernet Media Access Controller (EMAC) Timing Characteristics HPS I2C Timing Characteristics HPS NAND Timing Characteristics HPS Trace Timing Characteristics HPS GPIO Interface HPS JTAG Timing Characteristics HPS Programmable I/O Timing Characteristics
Configuration Specifications x
General Configuration Timing Specifications POR Specifications External Configuration Clock Source Requirements JTAG Configuration Timing AS Configuration Timing Avalon® Streaming (Avalon®-ST) Configuration Timing Configuration Bit Stream Sizes
Agilex™ 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series

HPS Programmable I/O Timing Characteristics

Table 93.  HPS Programmable I/O Delay (Output Path) For specification status, see the Data Sheet Status table
Name output_val_en output_val Description Min Typ Max Unit
ZERO_CHAIN_DELAY 0 0 Intrinsic I/O delay. Bypasses the delay chain — 0 — ps
CHAIN_DELAY 1 0 Intrinsic I/O delay + Minimum + 0 × Chain Delay — 0 — ps
ONE_CHAIN_DELAY 1 1 Intrinsic I/O delay + Minimum + 1 × Chain Delay — 422 — ps
TWO_CHAIN_DELAY 1 2 Intrinsic I/O delay + Minimum + 2 × Chain Delay — 518 — ps
THREE_CHAIN_DELAY 1 3 Intrinsic I/O delay + Minimum + 3 × Chain Delay — 607 — ps
FOUR_CHAIN_DELAY 1 4 Intrinsic I/O delay + Minimum + 4 × Chain Delay — 705 — ps
FIVE_CHAIN_DELAY 1 5 Intrinsic I/O delay + Minimum + 5 × Chain Delay — 786 — ps
SIX_CHAIN_DELAY 1 6 Intrinsic I/O delay + Minimum + 6 × Chain Delay — 874 — ps
SEVEN_CHAIN_DELAY 1 7 Intrinsic I/O delay + Minimum + 7 × Chain Delay — 955 — ps
EIGHT_CHAIN_DELAY 1 8 Intrinsic I/O delay + Minimum + 8 × Chain Delay — 1,042 — ps
NINE_CHAIN_DELAY 1 9 Intrinsic I/O delay + Minimum + 9 × Chain Delay — 1,126 — ps
TEN_CHAIN_DELAY 1 10 Intrinsic I/O delay + Minimum + 10 × Chain Delay — 1,214 — ps
ELEVEN_CHAIN_DELAY 1 11 Intrinsic I/O delay + Minimum + 11 × Chain Delay — 1,296 — ps
TWELVE_CHAIN_DELAY 1 12 Intrinsic I/O delay + Minimum + 12 × Chain Delay — 1,382 — ps
THIRTEEN_CHAIN_DELAY 1 13 Intrinsic I/O delay + Minimum + 13 × Chain Delay — 1,462 — ps
FOURTEEN_CHAIN_DELAY 1 14 Intrinsic I/O delay + Minimum + 14 × Chain Delay — 1,552 — ps
FIFTEEN_CHAIN_DELAY 1 15 Intrinsic I/O delay + Minimum + 15 × Chain Delay — 1,626 — ps
— 1 [16:30] INVALID — — — —
— 2 — INVALID — — — —
— 3 [0:15] INVALID — — — —
SIXTEEN_CHAIN_DELAY 3 16 Intrinsic I/O delay + Minimum + 16 × Chain Delay — 1,798 — ps
SEVENTEEN_CHAIN_DELAY 3 17 Intrinsic I/O delay + Minimum + 17 × Chain Delay — 1,885 — ps
EIGHTEEN_CHAIN_DELAY 3 18 Intrinsic I/O delay + Minimum + 18 × Chain Delay — 1,967 — ps
NINETEEN_CHAIN_DELAY 3 19 Intrinsic I/O delay + Minimum + 19 × Chain Delay — 2,054 — ps
TWENTY_CHAIN_DELAY 3 20 Intrinsic I/O delay + Minimum + 20 × Chain Delay — 2,137 — ps
TWENTYONE_CHAIN_DELAY 3 21 Intrinsic I/O delay + Minimum + 21 × Chain Delay — 2,222 — ps
TWENTYTWO_CHAIN_DELAY 3 22 Intrinsic I/O delay + Minimum + 22 × Chain Delay — 2,305 — ps
TWENTYTHREE_CHAIN_DELAY 3 23 Intrinsic I/O delay + Minimum + 23 × Chain Delay — 2,395 — ps
TWENTYFOUR_CHAIN_DELAY 3 24 Intrinsic I/O delay + Minimum + 24 × Chain Delay — 2,475 — ps
TWENTYFIVE_CHAIN_DELAY 3 25 Intrinsic I/O delay + Minimum + 25 × Chain Delay — 2,564 — ps
TWENTYSIX_CHAIN_DELAY 3 26 Intrinsic I/O delay + Minimum + 26 × Chain Delay — 2,644 — ps
TWENTYSEVEN_CHAIN_DELAY 3 27 Intrinsic I/O delay + Minimum + 27 × Chain Delay — 2,732 — ps
TWENTYEIGHT_CHAIN_DELAY 3 28 Intrinsic I/O delay + Minimum + 28 × Chain Delay — 2,808 — ps
TWENTYNINE_CHAIN_DELAY 3 29 Intrinsic I/O delay + Minimum + 29 × Chain Delay — 2,901 — ps
THIRTY_CHAIN_DELAY 3 30 Intrinsic I/O delay + Minimum + 30 × Chain Delay — 2,979 — ps
Table 94.  HPS Programmable I/O Delay (Input Path) For specification status, see the Data Sheet Status table
Name input_val_en input_val Description Min Typ Max Unit
ZERO_CHAIN_DELAY 0 0 Intrinsic I/O delay. Bypasses the delay chain — 0 — ps
CHAIN_DELAY 1 0 Intrinsic I/O delay + Minimum + 0 × Chain Delay — 0 — ps
ONE_CHAIN_DELAY 1 1 Intrinsic I/O delay + Minimum + 1 × Chain Delay — 422 — ps
TWO_CHAIN_DELAY 1 2 Intrinsic I/O delay + Minimum + 2 × Chain Delay — 518 — ps
THREE_CHAIN_DELAY 1 3 Intrinsic I/O delay + Minimum + 3 × Chain Delay — 607 — ps
FOUR_CHAIN_DELAY 1 4 Intrinsic I/O delay + Minimum + 4 × Chain Delay — 705 — ps
FIVE_CHAIN_DELAY 1 5 Intrinsic I/O delay + Minimum + 5 × Chain Delay — 786 — ps
SIX_CHAIN_DELAY 1 6 Intrinsic I/O delay + Minimum + 6 × Chain Delay — 874 — ps
SEVEN_CHAIN_DELAY 1 7 Intrinsic I/O delay + Minimum + 7 × Chain Delay — 955 — ps
EIGHT_CHAIN_DELAY 1 8 Intrinsic I/O delay + Minimum + 8 × Chain Delay — 1,042 — ps
NINE_CHAIN_DELAY 1 9 Intrinsic I/O delay + Minimum + 9 × Chain Delay — 1,126 — ps
TEN_CHAIN_DELAY 1 10 Intrinsic I/O delay + Minimum + 10 × Chain Delay — 1,214 — ps
ELEVEN_CHAIN_DELAY 1 11 Intrinsic I/O delay + Minimum + 11 × Chain Delay — 1,296 — ps
TWELVE_CHAIN_DELAY 1 12 Intrinsic I/O delay + Minimum + 12 × Chain Delay — 1,382 — ps
THIRTEEN_CHAIN_DELAY 1 13 Intrinsic I/O delay + Minimum + 13 × Chain Delay — 1,462 — ps
FOURTEEN_CHAIN_DELAY 1 14 Intrinsic I/O delay + Minimum + 14 × Chain Delay — 1,552 — ps
FIFTEEN_CHAIN_DELAY 1 15 Intrinsic I/O delay + Minimum + 15 × Chain Delay — 1,626 — ps
— 1 [16:30] INVALID — — — —
— 2 — INVALID — — — —
— 3 [0:15] INVALID — — — —
SIXTEEN_CHAIN_DELAY 3 16 Intrinsic I/O delay + Minimum + 16 × Chain Delay — 1,798 — ps
SEVENTEEN_CHAIN_DELAY 3 17 Intrinsic I/O delay + Minimum + 17 × Chain Delay — 1,885 — ps
EIGHTEEN_CHAIN_DELAY 3 18 Intrinsic I/O delay + Minimum + 18 × Chain Delay — 1,967 — ps
NINETEEN_CHAIN_DELAY 3 19 Intrinsic I/O delay + Minimum + 19 × Chain Delay — 2,054 — ps
TWENTY_CHAIN_DELAY 3 20 Intrinsic I/O delay + Minimum + 20 × Chain Delay — 2,137 — ps
TWENTYONE_CHAIN_DELAY 3 21 Intrinsic I/O delay + Minimum + 21 × Chain Delay — 2,222 — ps
TWENTYTWO_CHAIN_DELAY 3 22 Intrinsic I/O delay + Minimum + 22 × Chain Delay — 2,305 — ps
TWENTYTHREE_CHAIN_DELAY 3 23 Intrinsic I/O delay + Minimum + 23 × Chain Delay — 2,395 — ps
TWENTYFOUR_CHAIN_DELAY 3 24 Intrinsic I/O delay + Minimum + 24 × Chain Delay — 2,475 — ps
TWENTYFIVE_CHAIN_DELAY 3 25 Intrinsic I/O delay + Minimum + 25 × Chain Delay — 2,564 — ps
TWENTYSIX_CHAIN_DELAY 3 26 Intrinsic I/O delay + Minimum + 26 × Chain Delay — 2,644 — ps
TWENTYSEVEN_CHAIN_DELAY 3 27 Intrinsic I/O delay + Minimum + 27 × Chain Delay — 2,732 — ps
TWENTYEIGHT_CHAIN_DELAY 3 28 Intrinsic I/O delay + Minimum + 28 × Chain Delay — 2,808 — ps
TWENTYNINE_CHAIN_DELAY 3 29 Intrinsic I/O delay + Minimum + 29 × Chain Delay — 2,901 — ps
THIRTY_CHAIN_DELAY 3 30 Intrinsic I/O delay + Minimum + 30 × Chain Delay — 2,979 — ps

You can program the number of delay steps by adjusting the I/O Delay register (io0_delay through io47_delay for I/Os 0 through 47).

Level Two Title