Intel® Agilex™ 7 FPGAs and SoCs Device Data Sheet: F-Series and I-Series

ID 683301
Date 2/20/2023
Document Table of Contents

Differential POD I/O Standards Specifications

Table 27.  Differential POD I/O Standards Specifications (for GPIO Bank) For specification status, see the Data Sheet Status table
I/O Standard VCCIO_PIO (V) VILdiff(DC) (V) VIHdiff(DC) (V) VILdiff(AC) (V) VIHdiff(AC) (V) VIX(AC) (%)27
Min Typ Max Max Min Max Min Max
POD12 1.14 1.2 1.26 –0.11 0.11 –0.14 0.14 25
27 Percentage of P-leg and N-leg crossing relative to the midpoint of P-leg and N-leg signal swings.

Did you find the information on this page useful?

Characters remaining:

Feedback Message