Intel® Quartus® Prime Pro Edition User Guide: Partial Reconfiguration

Download
ID 683834
Date 1/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4. Partial Reconfiguration External Configuration Controller Intel FPGA IP

The Partial Reconfiguration External Configuration Controller Intel® FPGA IP supports partial reconfiguration via an external source.

When using external configuration, you must connect all the top-level ports of the Partial Reconfiguration External Configuration Controller Intel® FPGA IP to the pr_request and status pins, to allow the handshaking of the host with SDM from the Intel® Stratix® 10 or Intel® Agilex™ core. The SDM determines which types of configuration pins to use, according your MSEL setting.

Figure 62.  Partial Reconfiguration External Configuration Controller Intel® FPGA IP

Did you find the information on this page useful?

Characters remaining:

Feedback Message