Intel® Stratix® 10 Configuration User Guide

ID 683762
Date 5/30/2022
Public
Document Table of Contents

3.1.7.1. Functional Description

You can use the Parallel Flash Loader II Intel FPGA IP (PFL II) with an external host, such as the MAX® II, MAX® V, or Intel® MAX® 10 devices to complete the following tasks:

  • Program configuration data into a flash memory device using JTAG interface.
  • Configure the Intel® Stratix® 10 device with the Avalon® -ST configuration scheme from the flash memory device.
Note: Use the Parallel Flash Loader II Intel FPGA IP with the Avalon® -ST configuration scheme in Intel® Stratix® 10 devices, not the earlier Parallel Flash Loader IP.
Note: The current implementation does not support programming two QSPI devices with two separate PFL images in a single programming cycle. To program multiple QSPI devices, you must program each QSPI flash device with a single PFL image separately.
Note: The Parallel Flash Loader II Intel FPGA IP does not support HPS cold reset.
Note: The Parallel Flash Loader II Intel FPGA IP will not be able to drive the Avalon® streaming interface at the maximum throughput as described in Maximum Configuration Time Estimation .

Did you find the information on this page useful?

Characters remaining:

Feedback Message