Intel® Stratix® 10 Configuration User Guide

Download
ID 683762
Date 5/30/2022
Public
Document Table of Contents

7.1. Configuration Debugging Checklist

Work through this checklist to identify issues that may result in operational failures.
Table 51.  General Configuration Debugging Checklist
  Checklist Item Complete?
1 Verify that the Vcc ,Vccp ,Vccio_sdm Vccpt ,Vcceram, Vccadc supplies are in the proper range by using SDM Debug Toolkit.
2 Verify that all configuration resistors are correctly connected (MSEL, nCONFIG, nSTATUS, CONF_DONE, INIT_DONE, PWRMGT_SDA, PWRMGT_SCL).
3 Verify that you are following the correct power-up and power-down sequences.
4 Verify that the SDM I/Os assignments are correct by checking the Intel® Quartus® Prime Compilation QSF and Fitter reports.
5 For SmartVID devices (-V), ensure that all PMBus pins are connected to Intel® Stratix® 10 device.
6 Verify that SmartVID settings follow the recommendations in the Intel® Stratix® 10 Power Management User Guide
7 Verify that the Intel® Stratix® 10 -V device has its own voltage regulator module for VCC and VCCP.
8 After configuration are the nCONFIG, nSTATUS, CONF_DONE, and INIT_DONE pins high? Use the SDM Debug Toolkit to determine these levels.
9

Is the SDM operating Boot ROM code or configuration firmware?

Use the SDM Debug Toolkit to answer this question.

10 Are the MSEL pins correctly connected on board?

Use the SDM Debug Toolkit to answer this question.

11 For designs that use transceivers, HBM2, PCIe* , or EMIF, are the reference clocks stable and free running before configuration begins?
12 Verify that selected clocks match the frequency setting specified in the Intel® Quartus® Prime software during configuration.
13 Does your design include the Reset Release IP?
14 To avoid configuration failures, disconnect the PMBus regulator’s JTAG download cable before configuring Intel® Stratix® 10 -V devices.
15 If the SDM Debug Toolkit is not operational, verify that the Intel® Stratix® 10 device has exited POR by checking nCONFIG, nSTATUS, CONF_DONE and INIT_DONE pins using an oscilloscope.
16 Is the configuration clock source chosen appropriately? You can use an internal oscillator or the OSC_CLK_1 pin.
17 For designs driving the OSC_CLK_1 pin is the frequency 25, 100, or 125 MHz?
18 For Intel® Stratix® 10 SX parts ensure that the HPS and EMIF IOPLL reference clocks are stable and free running before configuration begins. The actual frequency should match the setting specified in Platform Designer.
19 Are proper slave addresses set for the PMBus voltage regulator modules using the Intel® Quartus® Prime Software?
20 For designs that use 3 V I/0, verify that the transceiver tiles are powered up before configuration begins.

Did you find the information on this page useful?

Characters remaining:

Feedback Message