Intel® Arria® 10 Hard Processor System Technical Reference Manual
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: sfo1410068307408
Ixiasoft
Visible to Intel only — GUID: sfo1410068307408
Ixiasoft
10.3.9.5. The FPGA Slaves Region
The Cortex*-A9 MPU subsystem supports the variable‑sized FPGA slaves region to communicate with FPGA‑based peripherals. This region can start as low as 0xC0000000, depending on the L2 cache filter settings. The top of the FPGA slaves region is located at 0xFBFFFFFF. As a result, the size of the FPGA slaves region can range from 0 to 0x3C000000 bytes.