Intel® Arria® 10 Hard Processor System Technical Reference Manual
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: lro1458593004964
Ixiasoft
Visible to Intel only — GUID: lro1458593004964
Ixiasoft
14.4.5.1. Clock Generation
The clock manager sends the top level clock from the HPS.
The clock manager sends the 200 MHz clock, l4_mp_clk, to the NAND Flash Controller. This clock becomes the NAND reference clock called nand_mp_clk. The nand_mp_clk is divided by four and is used for input and output. Since the NAND places a 200 MHz limit on the clock, each of these four generated clocks are 50 MHz and called nand_clk.