Intel® Arria® 10 Hard Processor System Technical Reference Manual

ID 683711
Date 1/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

10.4. L2 Cache

The MPU subsystem includes a secondary 512 KB L2 shared, unified cache memory.