Intel® Arria® 10 Hard Processor System Technical Reference Manual

ID 683711
Date 1/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11. CoreSight* Debug and Trace

CoreSight* systems provide all the infrastructure you require to debug, monitor, and optimize the performance of a complete HPS design. CoreSight* technology addresses the requirement for a multicore debug and trace solution with high bandwidth for whole systems beyond the processor core.

CoreSight* technology provides the following features:

  • Cross-trigger support between SoC subsystems
  • High data compression
  • Multi-source trace in a single stream
  • Standard programming models for standard tool support

The hard processor system (HPS) debug infrastructure provides visibility and control of the HPS modules, the Arm* Cortex*-A9 microprocessor unit (MPU) subsystem, and user logic implemented in the FPGA fabric. The debug system design incorporates Arm* CoreSight* components.

Details of the Arm* CoreSight* debug components can be viewed by clicking on the following related information links: