Intel® Arria® 10 Hard Processor System Technical Reference Manual

ID 683711
Date 1/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

30.8. HPS-to-FPGA Debug APB* Interface

The HPS-to-FPGA debug APB* interface is connected to an Intel® conduit BFM for simulation. The following table lists the name of each interface, along with API function names for each type of simulation. You can monitor the interface state changes or set the interface by using the API functions listed.

Table 271.  HPS-to-FPGA Debug APB* Interface Simulation Model

Interface Name

BFM Name

RTL Simulation API Function Names

Post-Fit Simulation API Function Names

h2f_debug_apb

h2f_debug_apb

set_h2f_dbg_apb_PADDR()

set_h2f_dbg_apb_PADDR_31()

set_h2f_dbg_apb_PENABLE()

get_h2f_dbg_apb_PRDATA()

get_h2f_dbg_apb_PREADY()

set_h2f_dbg_apb_PSEL()

get_h2f_dbg_apb_PSLVERR()

set_h2f_dbg_apb_PWDATA()

set_h2f_dbg_apb_PWRITE()

set_PADDR()
set_PADDR_31()
set_PENABLE()
get_PRDATA()
get_PREADY()
set_PSEL()
get_PSLVERR()
set_PWDATA()
set_PWRITE()

h2f_debug_apb_sideband

h2f_debug_apb_sideband

get_h2f_dbg_apb_PCLKEN()

get_h2f_dbg_apb_DBG_APB_DISABLE()

get_PCLKEN()
get_DBG_APB_DISABLE()