Intel® Arria® 10 Hard Processor System Technical Reference Manual

ID 683711
Date 1/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

19.4.1.2. Slave Interface

The slave interface allows other masters in the system to access the USB OTG controller’s CSRs. For testing purposes, other masters can also access the single port RAM (SPRAM).