GTS Transceiver PHY User Guide

ID 817660
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.3.1.3. Data Pattern Generator and Verifier

The PMA supports a data pattern generator and verifier.
The PMA supports a built-in transmitter data pattern generator for transmit characterization. The pattern and size are programmable. The supported programmable PRBS patterns are shown below:
  • PRBS31
  • PRBS23
  • PRBS15
  • PRBS13
  • PRBS10
  • PRBS9
  • PRBS7
The data pattern verifier contains a receiver built-in self test (BIST) bit error checker. The receiver can check standard data patterns for link verification applications by enabling the PRBS mode in both the receiver link and a compatible transmitter link connected by a common transmission path or loopback.
Note: Selecting the PRBS generator and verifier is planned for support through the GTS PMA/FEC Direct PHY Intel FPGA IP in a future release of the Quartus® Prime Pro Edition software.