Visible to Intel only — GUID: jlm1708724058344
Ixiasoft
1. GTS Transceiver Overview
2. GTS Transceiver Architecture
3. Implementing the GTS PMA/FEC Direct PHY Intel FPGA IP
4. Implementing the GTS System PLL Clocks Intel FPGA IP
5. Implementing the GTS Reset Sequencer Intel FPGA IP
6. GTS PMA/FEC Direct PHY Intel FPGA IP Example Design
7. Design Assistance Tools
8. Debugging GTS Transceiver Links with Transceiver Toolkit
9. Document Revision History for the GTS Transceiver PHY User Guide
3.1. IP Overview
3.2. Designing with the GTS PMA/FEC Direct PHY Intel FPGA IP
3.3. Configuring the GTS PMA/FEC Direct PHY Intel FPGA IP
3.4. Signal and Port Reference
3.5. Bit Mapping for PMA and FEC Mode PHY TX and RX Datapath
3.6. Clocking
3.7. Custom Cadence Generation Ports and Logic
3.8. Asserting reset
3.9. Bonding Implementation
3.10. Configuration Register
3.11. Configuring the GTS PMA/FEC Direct PHY Intel FPGA IP for Hardware Testing
3.12. Configurable Quartus® Prime Software Settings
3.13. Hardware Configuration Using the Avalon® Memory-Mapped Interface
3.4.1. TX and RX Parallel and Serial Interface Signals
3.4.2. TX and RX Reference Clock and Clock Output Interface Signals
3.4.3. Reset Signals
3.4.4. FEC Signals
3.4.5. Custom Cadence Control and Status Signals
3.4.6. RX PMA Status Signals
3.4.7. TX and RX PMA and Core Interface FIFO Signals
3.4.8. Avalon Memory Mapped Interface Signals
3.8.1. Reset Signal Requirements
3.8.2. Power On Reset Requirements
3.8.3. Reset Signals—Block Level
3.8.4. Run-time Reset Sequence—TX
3.8.5. Run-time Reset Sequence—RX
3.8.6. Run-time Reset Sequence—TX + RX
3.8.7. Run-time Reset Sequence—TX with FEC
3.8.8. RX Data Loss/CDR Lock Loss (Auto-Recovery)
3.8.9. TX PLL Lock Loss
6.1. Instantiating the GTS PMA/FEC Direct PHY Intel FPGA IP
6.2. Generating the GTS PMA/FEC Direct PHY Intel FPGA IP Example Design
6.3. GTS PMA/FEC Direct PHY Intel FPGA IP Example Design Functional Description
6.4. Simulating the GTS PMA/FEC Direct PHY Intel FPGA IP Example Design Testbench
6.5. Compiling the GTS PMA/FEC Direct PHY Intel FPGA IP Example Design
Visible to Intel only — GUID: jlm1708724058344
Ixiasoft
8.3.6. Running Eye Viewer Tests
The Transceiver Toolkit supports internal eye measurements. The Eye Viewer section in every RX Channel tab under the Channel Parameters pane allows you to set up and run eye measurement tests.
Note: The toolkit does not support 2D Eye plots and it reports the results in terms of Eye Height values.
- Select Measure Eye Height.
Note: The Transceiver Toolkit does not support Eye Width measurement in the current Quartus® Prime Pro Edition software release, but it is planned to be supported in a future software release.
- Set Bit Error Rate to measure Eye Height as shown in the following figure. Valid bit error rate range is from 1.0E-1 to 1.0E-12. The default bit error rate for is 1.0E-12.
Figure 93. Setting the BER for Eye Measurement Options
- Specify the file path to store the results in CSV format.
- Click Start Eye Viewer. Make sure the RX channel is receiving data before starting eye measurement.
When the measurement completes, the eye height results are shown in the following figures. The Eye Center-to-top and Eye Center-to-bottom values are with reference to the center of the eye. Measurement from eye center to the top of the eye is a positive value. Measurement from the eye center to the bottom of the eye is a negative value. The Eye Height is calculated by Eye Center-to-top minus Eye Center-to-bottom. A negative Eye Height value means the eye is closed.
Figure 94. Eye Height Results