Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon® Memory-Mapped (Avalon-MM) Interface for PCI Express* User Guide

ID 683724
Date 6/03/2021
Document Table of Contents

2.2. Design Components for the Avalon® -MM Endpoint

Figure 6. Block Diagram for the Platform Designer PIO Design Example Simulation Testbench

Did you find the information on this page useful?

Characters remaining:

Feedback Message