Intel® Quartus® Prime Standard Edition User Guide: Design Recommendations

ID 683323
Date 9/24/2018
Document Table of Contents

2.5.3. Latches

A latch is a small combinational loop that holds the value of a signal until a new value is assigned.
Synthesis tools can infer latches from HDL code when you did not intend to use a latch. If you do intend to infer a latch, it is important to infer it correctly to guarantee correct device operation.
Note: Design without the use of latches whenever possible.

Did you find the information on this page useful?

Characters remaining:

Feedback Message