Intel® Arria® 10 SoC Development Kit User Guide

ID 683227
Date 2/21/2024
Public
Document Table of Contents

5.4.2. FPGA and I/O MUX CPLD Programming over On-Board Intel® FPGA Download Cable II

Table 18.  SW3 Configuration for On-Board Intel® FPGA Download Cable II Mode
Bit1 Bit2 Bit3 Bit4 Bit5 Bit6 Bit7 Bit8
OFF OFF ON ON ON OFF OFF OFF

This configuration method implements a micro-USB connector (J22), a USB 2.0 PHY device (U18), and an Intel MAX II CPLD EPM1270M256C4N (U17) to allow FPGA configuration using a USB cable. This USB cable connects directly between the USB connector on the board and a USB port on a PC running the Intel® Quartus® Prime software.

The on-board Intel® FPGA Download Cable II in the MAX II CPLD EPM1270M256C4N normally masters the JTAG chain. The on-board Intel® FPGA Download Cable II shares the pins with the external header and is automatically disabled when you connect an external Intel® FPGA Download Cable to the JTAG chain through the JTAG header (J24). In addition to the JTAG interface, the on-board Intel® FPGA Download Cable II has trace capabilities for HPS debug purposes. The trace interface from the HPS routes to the on-board Intel® FPGA Download Cable II connection pins through the FPGA.

Figure 31. JTAG Chain
Note: If an external Intel® FPGA Download Cable(I/II) cable is plugged into the EXTERNAL JTAG HEADER, the MAX II automatically uses it as the master despite any DIP switch setting.

The MAX II CPLD (EPM1270M256C4N) is dedicated to the on-board Intel® FPGA Download Cable II functionality only, connecting to the USB 2.0 PHY device on one side and driving JTAG signals out the other side on the GPIO pins. This device's own dedicated JTAG interface is routed to a small surface-mount header only intended for debugging of first article prototypes.