F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 10/04/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Eye Viewer

The F-Tile Debug Toolkit supports the Eye Viewer tool that allows you to measure the eye height margin for each channel. The Eye Viewer tool performs the eye measurement at BER = 1e-12, 95% confidence level.

Note: The F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* Eye Viewer feature of the Debug Toolkit does not support independent error sampler for performing eye margining performed on the actual data path. As a result, eye margining may produce uncorrectable errors in the data stream and cause the LTSSM to go to the Recovery state. You may mask out all errors (example AER registers) while performing eye margining and reset all error counters, error registers etc. after margining gets completed.
  1. In the System Console Tools menu option, click on Eye View Tool.
    Figure 81. Opening the Eye Viewer
  2. This will open a new tab Eye View Tool next to the Main View tab. Choose the instance and channel for which you want to run the eye view tests.
    Figure 82. Opening the Instance and Channel
  3. Click Start to begin the eye measurement for the selected channel.
  4. The messages window displays information messages to indicate the eye view tool's progress.
  5. Once the eye measurement completes, the eye height results are displayed.
Figure 83. Eye Viewer Results