4.2.6. Malformed TLP
In TLP Bypass mode, a malformed TLP is dropped in the F-Tile AVST IP for PCIe and its event is logged in the AER capability registers. F-Tile also notifies user of this event by asserting the serr_out_o signal. Refer to the PCI Express Base Specification for the definition of a malformed TLP.