F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 10/04/2022
Public
Document Table of Contents

4.2.7. ECRC

In TLP bypass mode, the ECRC is not generated or stripped by the F-Tile Avalon-ST IP for PCIe (i.e. you need to insert and check ECRC if it is required, and this is done by appending ECRC to the payload and set TD field in the Header).

ECRC generation and checking/stripping are done by PCIe Controller within the F-Tile for non-TLP bypass mode.

Did you find the information on this page useful?

Characters remaining:

Feedback Message