F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 10/04/2022
Public
Document Table of Contents

6.2.3.2. Link Capabilities

Table 88.  Link Capabilities
Parameter Value Default Value Description
Link port number (Root Port only) 0 - 255 1 Sets the read-only value of the port number field in the Link Capabilities register. This parameter is for Root Ports only. It should not be changed.
Slot clock configuration True/False True When this parameter is True, it indicates that the Endpoint uses the same physical reference clock that the system provides on the connector. When it is False, the IP core uses an independent clock regardless of the presence of a reference clock on the connector. This parameter sets the Slot Clock Configuration bit (bit 12) in the PCI Express Link Status register.

Did you find the information on this page useful?

Characters remaining:

Feedback Message