PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 4/01/2024
Document Table of Contents Calibration IP

The Calibration IP provides access to the IOPLL and PHY registers through the AXI4-Lite IP interface. You can connect the Calibration IP to up to two periphery interfaces and three PLLs.

You must connect PHY Lite IP instances in different I/O banks to different Calibration IPs.

Connect PHY Lite IP instances in the same I/O bank to the same Calibration IP, but assign different Instance ID in the IP Parameter Editor to differentiate the base address of the instances (Rev B only).

Table 44.  ARM AMBA* AXI4-Lite IP Interface SignalsThis table describes the ARM AMBA* AXI4-Lite IP interface signals.
Signal Name Direction Width Description
fbr_axil_clk Input 1 Clock
fbr_axil_rst_n Input 1 Reset
fbr_axil_awaddr Input 27 Write address
fbr_axil_awvalid Input 1 Write address valid
fbr_axil_awready Output 1 Write address ready
fbr_axil_wdata Input 32 Write data
fbr_axil_wstrb Input 4 Write strobes
fbr_axil_wvalid Input 1 Write valid
fbr_axil_wready Output 1 Write ready
fbr_axil_bresp Output 2 Write response
fbr_axil_bvalid Output 1 Write response valid
fbr_axil_bready Input 1 Response ready
fbr_axil_araddr Input 27 Read address
fbr_axil_arvalid Input 1 Read address valid
fbr_axil_arready Output 1 Read address ready
fbr_axil_rdata Output 32 Read data
fbr_axil_rresp Output 2 Read response
fbr_axil_rvalid Output 1 Read valid
fbr_axil_rready Input 1 Read Ready
fbr_axil_awprot Input 3 Write protection type
fbr_axil_arprot Input 3 Read protection type