External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP User Guide

ID 683663
Date 3/29/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7. Intel® Cyclone® 10 GX EMIF IP for LPDDR3

This chapter contains IP parameter descriptions, board skew equations, pin planning information, and board design guidance for Intel® Cyclone® 10 GX external memory interfaces for LPDDR3.