External Memory Interfaces Intel® Cyclone® 10 GX FPGA IP User Guide

ID 683663
Date 3/29/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9.3. Data Transfer

The following methods of data transfer reduce the efficiency of your controller:
  • Performing individual read or write accesses is less efficient.
  • Switching between read and write operation has a negative impact on the efficiency of the controller.
  • Performing read or write operations from different rows within a bank or in a different bank—if the bank and a row you are accessing is not already open—also affects the efficiency of your controller.

The following figure shows an example of changing the row in the same bank.

Figure 80. Changing Row in the Same Bank


The following sequence of events describes the above figure:

  1. You have to wait tWR time before giving the precharge command
  2. You then wait tRP time to give the activate command.
Note: The tWR and tRP values depend on memory timing parameters.