18.104.22.168. Ping-Pong PHY Implementation
When you use Ping Pong PHY, the EMIF IP exposes two independent Avalon® -MM interfaces to user logic; these interfaces correspond to the two hard memory controllers inside the interface. Each Avalon® -MM interface has its own set of clock and reset signals. Refer to Platform Designer Interfaces for more information on the additional signals exposed by Ping Pong PHY interfaces.
For pin allocation information for Intel® Cyclone® 10 devices, refer to External Memory Interface Pin Information for Intel® Cyclone® 10 Devices on www.altera.com.
Additional Requirements for DDR3 Ping-Pong PHY Interfaces
If you are using Ping Pong PHY with a DDR3 external memory interface on an Intel® Cyclone® 10 device, follow these guidelines:
- The address and command I/O bank must not contain any DQS group.
- I/O banks that are above the address and command I/O bank must contain only data pins of the primary interface—that is, the interface with the lower DQS group indices.
- The I/O bank immediately below the address and command I/O bank must contain at least one DQS group of the secondary interface—that is, the interface with the higher DQS group indices. This I/O bank can, but is not required to, contain DQS groups of the primary interface.
- I/O banks that are two or more banks below the address and command I/O bank must contain only data pins of the secondary interface.
Did you find the information on this page useful?