3.1.8. PLL Reference Clock Networks
External memory interfaces that span multiple banks use the PLL in each bank. The Intel® Cyclone® 10 architecture allows for relatively short PHY clock networks, reducing jitter and duty-cycle distortion.
In a multi-bank interface, the clock outputs of individual PLLs must remain in phase; this is achieved by the following mechanisms:
- A single PLL reference clock source feeds all PLLs. The reference clock signal reaches the PLLs by a balanced PLL reference clock tree. The Intel® Quartus® Prime software automatically configures the PLL reference clock tree so that it spans the correct number of banks.
- The IP sets the PLL M and N values appropriately to maintain synchronization among the clock dividers across the PLLs. This requirement restricts the legal PLL reference clock frequencies for a given memory interface frequency and clock rate. The parameter editor automatically calculates and displays the set of legal PLL reference clock frequencies. If you plan to use an on-board oscillator, you must ensure that its frequency matches the PLL reference clock frequency that you select from the displayed list. The correct M and N values of the PLLs are set automatically based on the PLL reference clock frequency that you select.
Did you find the information on this page useful?