Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 683402
Date 12/19/2022
Document Table of Contents GMII

Table 108.  GMII Signals
Name I/O Description
GMII Transmit Interface
gmii_tx_d[7:0] I GMII transmit data bus.
gmii_tx_en I Assert this signal to indicate that the data on gmii_tx_d[7:0]is valid.
gmii_tx_err I Assert this signal to indicate to the PHY device that the current frame sent is invalid.
GMII Receive Interface
gmii_rx_d[7:0] O GMII receive data bus.
gmii_rx_dv O Asserted to indicate that the data on gmii_rx_d[7:0] is valid. Stays asserted during frame reception, from the first preamble byte until the last byte in the CRC field is received.
gmii_rx_err O Asserted by the PHY to indicate that the current frame contains errors.

Did you find the information on this page useful?

Characters remaining:

Feedback Message